

EMPHASE FD25A-I

Flash Disk Drive

Datasheet

Rev. 1.0

REVISION HISTORY

Revision	Description	Date
1.0	Release	January 2006

List of Tables

TABLE 1: FD25A-I PIN ASSIGNMENT	6
TABLE 2: FD25A-I PIN DESCRIPTIONS	7
TABLE 3: SHOCK/VIBRATION TESTING FOR FD25A-I	10
TABLE 4: FD25A-I MTBF	10
TABLE 5: READ/WRITE TIMING SPECIFICATIONS, PIO MODE 0-4.....	12
TABLE 6: READ/WRITE TIMING SPECIFICATIONS, MULTIWORD DMA MODE 0-2	12
TABLE 7: TIMING DIAGRAM, ULTRA DMA MODE 0-2.....	15
TABLE 8: IDE COMMANDS.....	15

List of Figures

FIGURE 1: FD25A-I CONNECTOR LAYOUT.....	6
FIGURE 2: FD25A-I BLOCK DIAGRAM.....	9
FIGURE 3: MECHANICAL DIMENSION OF FD25A-I	11
FIGURE 4: READ/WRITE TIMING DIAGRAM, PIO MODE	11
FIGURE 5: READ/WRITE TIMING DIAGRAM, MULTIWORD DMA MODE.....	12
FIGURE 6: ULTRA DMA MODE DATA-IN BURST INITIATION TIMING DIAGRAM.....	13
FIGURE 7: ULTRA DMA MODE DATA-OUT BURST INITIATION TIMING DIAGRAM	13
FIGURE 8: SUSTAINED ULTRA DMA MODE DATA-IN BURST TIMING DIAGRAM	14
FIGURE 9: SUSTAINED ULTRA DMA MODE DATA-OUT BURST TIMING DIAGRAM.....	14

Pin No.	Name	Function	Pin No.	Name	Function
27	IORDY ¹	I/O Ready	28	CSEL	Master/Slave Select
	DDMARDY ²	Ultra DMA ready			
	DSTROBE ²	Ultra DMA data strobe			
29	DMACK	DMA Acknowledge	30	GND	Ground
31	INTRQ	Interrupt Request	32	IOCS16	CS I/O 16-Bit
33	HAB[1]	Host Address Bit 1	34	PDIAG	Passed Diagnostic
35	HAB[0]	Host Address Bit 0	36	HAB[2]	Host Address Bit 2
37	CS0	Chip Select 0	38	CS1	Chip Select 1
39	DASP	Drive Active	40	GND	Ground
41	VCC	Supply Voltage	42	VCC	Supply Voltage
43	GND	Ground	44	NC	Not Connected
A	N/A	Master/Slave	B	N/A	Master/Slave
C	N/A	NC	D	N/A	NC

Note:

1. Signal usage in PIO & Multiword DMA mode.
2. Signal usage in Ultra DMA mode.

1.4 Pin Descriptions

Table 2 describes the pin descriptions for FD25A-I.

Table 2: FD25A-I Pin Descriptions

Pin Name	Pin No.	Description	I/O
Host side pins			
HRESET-	1	Host reset signal, High: Reset.	I
CS0-	37	Chip select CS0	I
CS1-	38	Chip select CS1	I
INTRQ	31	Host interrupt signal.	O
HIOR- ¹	25	I/O read strobe signal.	I
HDMARDY- ²		DMA ready during Ultra DMA data-in burst	
HSTROBE ²		Data strobe during Ultra DMA data-out burst	
HIOW- ¹	23	I/O write strobe signal.	I
STOP ²		Stop during Ultra DMA data bursts	
IOCS16-	32	Asserted in 16-bit access.	O
IORDY ¹	27	I/O Ready Signal	O
DDMARDY- ²		DMA ready during Ultra DMA data-out burst	
DSTROBE ²		Data strobe during Ultra DMA data-in burst	
HDB[15:0]	18, 16, 14, 12, 10, 8, 6, 4, 3, 5, 7, 9, 11, 13, 15, 17	Host data bus	I/O
HAB[2:0]	33, 35, 36	Host Address bus	I/O
CSEL-	28	Master/Slave select signal (cable select signal). Low: Device operates as a master, High: Device operates as a slave.	I
DASP-	39	Used as an input port to check in the master mode to see if the slave is present or not, and as an output port to check in the slave mode to see if the slave for the master is present or not.	I/O
PDIAG-	34	Used as an input port to evaluate the result of slave diagnosis in the master mode, and as an output port to return the result of diagnosis to the master.	I/O
DMARQ	21	DMA Request.	O
DMACK-	29	DMA Acknowledge.	I

